

INTRODUCTION

761018

Generators and Modifiers

The synthesizer has two kinds of processing elements: generators and modifiers. An additional type of element, termed a delay unit, is optional.

Generators produce sine, square, and sawtooth waves, pulse trains, equal-amplitude sum-of-cosines (band-limited pulse trains); apply linear and exponential envelopes; perform frequency modulation; can automatically sweep frequency linearly; read data from computer memory; and write data into computer memory or digital-to-analog converters. Up to 256 generators can be active at one time.

Modifiers simulate a resonance or antiresonance; perform amplitude modulation, four-quadrant multiplication, mixing, clipping, and memory (sample and hold) functions; can generate uniform noise; and pass data to and from the optional delay units. Up to 128 modifiers can be active at the same time.

Delay units have two uses: as delay lines for signals; and to hold precomputed tables, such as time-domain waveforms. Up to 32 delay units can be active at the same time.

Passes and Ticks; Sum Memory

The processing performed on a per-sample basis comprises one pass. A pass is a series of ticks, of two types: processing ticks and update ticks. Processing ticks perform the calculations corresponding to generators and modifiers, and update ticks permit loading of new parameters. Within a pass, all processing ticks are performed first, then all update ticks. A tick of either type takes 195 nsec. The number of processing ticks is nine more than the maximum of: the number of generators used; twice the number of modifiers used. For delay units, divide the number of processing ticks minus six by four to get the number of delay memory cycles possible per pass. The number of delay units that can be used is this number less however many delay memory cycles the computer may make during the processing ticks. The number of update ticks should be chosen according to the number of processing ticks to give the desired overall sample rate.

Information is passed among generators and modifiers through a scratchpad area called sum memory, which is divided into four 64-word quadrants. In one quadrant, sums are accumulated of generator outputs during a given pass; another quadrant holds the accumulated generator sums from the previous pass. The other two quadrants act likewise for modifier outputs. Any generator or modifier can read data from either previous-pass quadrant, and any modifier can read from the current-pass modifier quadrant also.

70716

55

442 1500

(Stu Nelson)

O I D +

Moldy!

Don't use bat

keep - DAL

Computer Interface

Information is passed to and from the computer in two ways: I/O instructions, and direct memory access. With the delay memory option, a low-bandwidth bidirectional 20-bit path permits read- and write-accesses by the computer.

Computer I/O instructions perform general control, status sensing, and diagnostic functions. The direct memory access path is provided for data transfer in real time. There are three types of such data transfer: commands (to the device), read data (one datum per sample) (to the device), and write data (one datum per sample) (from the device). Each of these three has its own word count (WC) and core address (CA) registers in the device; they are set up by I/O instructions. Commands are always 32 bits; read data and write data may each be either 16 or 32 bits, giving a choice between packed data and full precision (the left 20 bits are significant in 32-bit mode; in 16-bit mode, the left 16-bit sample precedes the right one). The device has buffering for 28 commands, 4 read-data items, and 1 write-data item.

The synthesizer can be conditioned to interrupt the computer in various circumstances. One class of them can be termed data errors: arithmetic overflow during processing, and command overrun (more updates specified to be performed on a pass than update ticks provided). The other class of interrupt conditions relates to direct memory access. Separate indications are provided for read data, write data, and command WCs being exhausted, and also for underrun conditions. Command underrun occurs when on an update tick there is no command to be performed (normally when there is no update activity due, a Linger command is being performed). The read data and write data underrun conditions occur when the device must stop its clock momentarily to wait for memory access; this means the device is not operating in real time.

PDP-10 INTERFACE

The computer interface specifications are discussed here in terms of the implementation for the PDP-10 computer. Direct memory access refers to 32-bit data and commands right-justified in 36-bit words. The synthesizer uses a group of four contiguous device codes (beginning with one which is divisible by four), referred to below as A, B, C, and D. Codes A, B, and C are used by the basic synthesizer; code D is used for the Delay Memory option. Two priority interrupt channels are employed; channel B for command word count exhausted, and channel A for all other interrupt causes.

Summary

CONO-A 18 bits: sets overall status, diagnostic readback address
 CONO-B 18 bits: sets miscellaneous status
 DATA0-A 32 bits: (only when not running) performs command
 DATA0-B 32 bits: sets CA (core address) or WC (word count) for commands, read data, write data
 DATA0-C 20 bits: (only when not running) for diagnostic purposes, sets write-buffer data from bits 4-23
 DATA0-D 36 bits: writes bits 0-19 into Delay Memory location designated by bits 20-35. Data overwritten is saved to be read by DATA1-D.
 CONI-A 18 bits: reads overall conditions
 CONI-B 18 bits: reads cause of interrupt
 DATA1-A 20 bits: (only when not running) diagnostic readback
 DATA1-D 20 bits: reads Delay Memory data saved when overwritten by most recent DATA0-D.
 CONI-D : reads state of TZA flag into bit 25. TZA is cleared by DATA0-D and set shortly thereafter when the overwritten data is available to be read by DATA1-D. Between the DATA0-D and the setting of TZA no DATA0 should be given to the synthesizer.

comes in Right-adjusted
 bits 16-35 (no M.A.)

queues

after Data-D, must wait until always
 TZA flag is back before will take
 doing any Data priority

how does it core
 back? Right adj?
 with MA also?
 (no)

18 19 20 21 22 23 24 25 31 32 33 - 35

CONO-A : CC : T : A : B : NN : DDDDDDD : R : PIA :

CC: 00 no effect
01 stop } clock
10 start }
11 cause one tick

T: 0 no effect
1 reset tick counter to beginning of pass (if stopped)

A: 0 set interrupt channel A from PIA

1 no effect

B: 0 set interrupt channel B from PIA

1 no effect

NN: 00 no effect

01 permit processing ticks

10 inhibit processing ticks (all ticks update)

11 (reserved)

DDDDDDD: diagnostic readback address, specifies internal data to be read by DATA-A.

R: 0 no effect

1 master reset

CONO-B : XXX XXX XXX XX : ZZ : BB : AAA :

ZZ: 00 no effect

01 reset ME error

10 reset PE, NX errors

11 reset ME, PE, NX errors

(for error descriptions see CONI-A below)

BB: (decoded with AAA)

00AAA disable stop on cause AAA

10AAA enable stop on cause AAA

01AAA disable interrupt on cause AAA

11AAA enable interrupt on cause AAA

AAA: 001 command overrun

010 modifier mixer overflow

011 modifier multiplier overflow

100 modifier add to sum overflow

101 generator add to sum overflow

00110 disable interrupt on write data WC exhausted

10110 enable interrupt on write data WC exhausted

01110 disable interrupt on read data WC exhausted

11110 enable interrupt on read data WC exhausted

01000 disable interrupt on command WC exhausted

11000 enable interrupt on command WC exhausted

00111 indicate 16-bit read data

10111 indicate 32-bit read data

01111 indicate 16-bit write data

11111 indicate 32-bit write data

(flushes clear command queue)

(puts you in "all tick update" 2)

(reset tick ctr) 3)

Interrupt enabled? 4) stop clock
yes

5) data commands

followed by
con A to tick clock
(perform command)

(such as set all gens & mode to idle)

noop - is only 32-b

stop & interrupt
really are independent?

(reset inhibit processing ticks)

now it will
accept commands

CONI-A : IR:CE:WE:RE:ME:PE:NX: R:NH:CU:WU:RU: PIA-A : PIA-B :

(can be given anything)

IR: interrupt desired (by 11AAA cause, ME, PE, NX, WU, RU, CU, WE, RE, CE, regardless of PIA)
 ME: parity error detected in delay memory
 PE: parity error during direct memory access
 NX: non-existent memory addressed by direct memory access (PE and NX errors suppress further memory access until reset by CONQ-B)
 R: running (not stopped)
 NH: not held (like R but also off while clock stopped for memory access)
 WU: set by write data underrun; cleared by this CONI
 RU: set by read data underrun; cleared by this CONI
 CU: set by command underrun; cleared by this CONI
 WE: write data WC exhausted
 RE: read data WC exhausted
 CE: command WC exhausted
 PIA-A: Priority Interrupt Assignment, channel A
 PIA-B: Priority Interrupt Assignment, channel B

CONI-B : AR:BR:I1:I2:I3:I4:I5: x:LC: TTTTTTTT :

AR: interrupt desired on channel A (regardless of PIA)
 BR: interrupt desired on channel B (regardless of PIA)
 I1: command overrun
 I2: modifier mixer overflow
 I3: modifier multiplier overflow
 I4: modifier add to sum overflow
 I5: generator add to sum overflow
 LC: (lost cause) After the interrupt cause encoded in this word occurred, but before this word was read by the computer, another of these interrupt causes occurred.
 TTTTTTTT: tick number when cause occurred (nine bits needed to allow for pipelining)

DATAO-B : UUUU : xx xxx xxx : A...A :

UUUU: 0000 no effect
 0001 set write data CA
 0010 set read data CA
 0011 set command CA
 0101 set write data WC
 0110 set read data WC
 0111 set command WC
 others: (reserved)

A...A (24 bits): core address (if CA)

two's complement of word count (if WC)

Note: a WC becomes not exhausted as soon as it is written into, thereby permitting memory cycles, so a CA should be written before the corresponding WC.

move to CONI-A

GENERATORS

Parameters

Associated with each generator are the following quantities:

GO (20 bits) alpha -- oscillator frequency sweep rate
 GJ (28 bits) omega -- oscillator frequency
 CK (20 bits) theta -- oscillator angle
 GN (11 bits) number of cosines to be summed
 CM (4 bits) binary scale of cosine or sum of cosines
 GP (20 bits) delta -- decay rate
 GQ (24 bits) phi -- decay exponent
 GL (12 bits) asymptote
 GSUM (6 bits) sum memory address into which output is added
 GFM (7 bits) sum memory address from which frequency modulation data is taken
 GFM = QAAAAAA
 Q: 0 generator-last-pass quadrant
 1 modifier-last-pass quadrant
 AAAAAA: sum address within quadrant
 GMODE (10 bits) generator mode
 GMODE = RRRRESSSS

Run Mode

	osc. run?	env. run?	add to sum?
RRRR:0000 inactive	no	no	no
0001 pause	no	no	no
1111 running A	yes	yes, sticky	yes
1110 running B	yes	yes, free; triggers subseq. on overflow	yes
1001 wait	yes	no	no
1101 running C	yes	yes, free; stops and triggers subseq. on overflow	yes
0111 read data from computer	no	yes	yes
0011 write data to computer	no	no	no
0010 write data to DAC (address in GO)	no	no	no

The envelope side of the generator can be sticky, which means that rather than overflow it will stay at the last value it attained before it would have overflowed; or it can be free, in which case it wraps around.

Transitions between run modes can be accomplished in various ways.

- 1) A command can output a new CMODE.
- 2) A MISC command can specify "clear all pause bits", which will cause any generator in run mode 0001 to change to mode 1111.
- 3) A MISC command can specify "clear all wait bits", which will cause any generator in run mode 1001 to change to mode 1111.
- 4) If the envelope side of a generator in run mode 1101 overflows, that generator goes to run mode 1001.
- 5) A generator in run mode 1001 will go to run mode 1101 if on the same pass the preceding generator (the one whose generator number is one less) caused a trigger (was in run mode 1110 or 1101 and envelope overflowed).

Envelope Mode

EE: 00 L + Q
 01 L - Q
 10 L + 2*(-Q)
 11 L - 2*(-Q)

Oscillator Mode

SSSS: 0000 sum of cosines
 0001 sawtooth
 0010 square
 0011 pulse train
 0100 sin (K)
 1100 sin (J + fm)

Processing

Calculations performed for a generator, governed by its mode, proceed as detailed below.

- 1) The word in sum memory addressed by GFM is read (20 bits); the sum is formed of it and the high-order 20 bits of GJ (call the result Temp0).
- 2) If the oscillator side is running, G0, right-adjusted with sign extended, is added into GJ.
- 3) If the oscillator mode is 1100, Temp0 is taken; otherwise GK. Call the 20-bit result Temp1E, and its high-order 12 bits Temp1.
- 4) If the oscillator side is running, Temp0 is added into GK.

- 5) If the run mode is 0011, the word in sum memory addressed by GFM is sent to the CPU as write data; if the run mode is 0010, it is sent to the DAC addressed by the low-order 4 bits of G0.
- 6) In oscillator modes other than 0100 and 1100, Temp1 is multiplied by GN. Call the low-order 12 bits of the product, with two bits equal to 01 appended to the right, the 14-bit result Temp2. In oscillator modes 0100 and 1100, Temp2 is the high-order 13 bits of Temp1E, with a bit equal to 1 appended to the right.
- 7) If the oscillator mode is 0100 or 1100, $\pi/2$ is taken (the binary number 010...0); otherwise Temp1. Call the result Temp3.
- 8) In floating point, the product $\csc(\text{Temp3}) * \sin(\text{Temp2})$ is formed; then converted to fixed point with a scale factor of $2^{**}(-GM)$; ~~then $2^{**}(-GM)$ is subtracted if GM is nonzero.~~ Call the result (12 bits) Temp4.
- 9) The result of the oscillator side (12 bits, call it Temp5) is then determined according to the oscillator mode.
 SSSS: 0000 Temp4
 0001 Temp1
 0010 $-1/2$ (on a scale from -1 to $+1$) if Temp1 is negative,
 else $+1/2$
 0011 $+1/2$ if overflow occurred in step 1) or 4) above;
 else 0.
 0100 Temp4
 1100 Temp4
- 10) The high-order 12 bits of CQ are taken (call this Temp6).
- 11) If the envelope side is running, CP right-adjusted, sign extended, is added into CQ (overflow dealt with according to the run mode). (The overflow condition is CQ changing sign such that the high-order bit of the resultant CQ equals the sign bit of CP.)
- 12) If the envelope mode is 10 or 11, $2^{**}(-\text{Temp6})$ is looked up; otherwise Temp6 is taken. Call the resulting 12 bits Temp7. Scaling is such that if Temp6 is 0, then $2^{**}(-\text{Temp6})$ is 111 111 111 111 binary; if Temp6 is 000 100 000 000 binary, then $2^{**}(-\text{Temp6})$ is 011 111 111 111.
- 13) If the envelope mode is 00 or 10, Temp7 is added to GL; else it is subtracted from GL. This creates Temp8, the result of the envelope side.
- 14) Temp5 is multiplied by Temp8. If the run mode specifies adding into sum memory, the high-order 18 bits of the rounded product, right-adjusted with sign extended, are added into the sum memory location designated by CSUM; except that in run mode 0111, the product is added to read data from the CPU and the sum replaces the contents of the sum memory location addressed.

MODIFIERS

Parameters

Each modifier has the following numeric parameters.

M0 (30 bits) coefficient

M1 (30 bits) other coefficient

L0 (20 bits) running term

L1 (20 bits) other running term

MIN (8 bits) address in sum memory where modifier reads "A" data

MRM (8 bits) address in sum memory where modifier reads "B" data
MIN, MRM = QQAAAAAA

QQ: 00 generator-last-pass quadrant

01 modifier-last-pass quadrant

10 modifier-this-pass quadrant

11 (reserved)

AAAAAA: sum address within quadrant

MSUM (7 bits) result address in sum memory

MSUM = RAAAAAA

R: 0 add to sum

1 replace sum

AAAAAA: sum address in modifier-this-pass quadrant

MMODE (9 bits) modifier mode

MMODE = MMMMAABB

AA: scale of first multiplication

BB: scale of second multiplication

00: x 1

01: x 2

10: x 4

11: x 8

00: $\times 1/4$

01: $\times 1/2$

10: $\times 1$

11: $\times 2$

for fractional

A multiplication involving parameter M1 will be the first multiplication; one involving M0 will be the second.

MMMM: function

00000: inactive

00010: uniform noise

00011: triggered uniform noise

00100: latch

00110: threshold

00111: invoke delay unit

01000: two poles

01001: two poles, M0 variable

01011: two poles, M1 variable

01100: two zeros

01101: two zeros, M0 variable

01111: two zeros, M1 variable

10000: integer mixing

10001: one pole

10100: mixing

10110: one zero

11000: amplitude modulation

11001: four-quadrant multiplication

11010: minimum

11011: maximum

11100: signum

11101: zero-crossing pulser

others: (reserved)

Processing

Computations performed by a modifier depend entirely on its mode. In the descriptions below, A is the 20-bit sum memory word addressed by MIN; B is the word addressed by MRM; when M0 or M1 is used, its high-order 20 bits are taken, but when a quantity is added to M0 or M1 it is added right-justified, with sign extended; S is the result that is added into the sum memory location addressed by MSUM. Multiplications are 20 bits x 20 bits, signed, and the product (unless otherwise noted) is the high-order 20 bits, rounded.

MMMMM

```

00000: inactive. S := 0

10000: integer mixing. S := A*M0 + B*M1 (integer multiply, low-order
      20 bits of product used; overflow ignored)

10100: mixing. S := A*M0 + B*M1

00100: latch (sample and hold). S := L1; If B*M1 is not 0, L1 := A

11100: signum. If A*M0 is less than B*M1, then S := -1 (integer);
      if A*M0 equals B*M1, then S := 0;
      if A*M0 is greater than B*M1, then S := 1 (integer)

11101: zero-crossing pulser. Temp0 := B*M0; Temp1 := L1*M1;
      if Temp1 is not 0 and either Temp0 is 0 or Temp0*Temp1 is
      negative then S := -epsilon, else S := 0; L1 := Temp0
      (The term -epsilon is a binary number with all bits set.)

11010: minimum. S := min (A*M0, B*M1)

11011: maximum. S := max (A*M0, B*M1)

11000: amplitude modulation. S := L1*M1; L1 := A * ((B+1)/2)
      (The term ((B+1)/2) interprets B as a signed two's-complement
      fraction ranging in value from -1 to +1-epsilon.)

11001: four-quadrant multiplication. S := L1*M1; L1 := A*B

```

10001: one pole. $S := L1*M1 + B*L0$; $L1 := S$

10110: one zero. $S := L1*M1 + L0*M0$; $L0 := L1$; $L1 := A$

01000: two poles. $S := L1*M1 + L0*M0 + A$; $L0 := L1$; $L1 := S$

01001: two poles, $M0$ variable. $S := L1*M1 + L0*M0 + A$;
 $L0 := L1$; $L1 := S$; $M0 := M0 + B$

01011: two poles, $M1$ variable. $S := L1*M1 + L0*M0 + A$;
 $L0 := L1$; $L1 := S$; $M1 := M1 + B$

01100: two zeros. $S := L1*M1 + L0*M0 + A$; $L0 := L1$; $L1 := A$

01101: two zeros, $M0$ variable. $S := L1*M1 + L0*M0 + A$;
 $L0 := L1$; $L1 := A$; $M0 := M0 + B$

01111: two zeros, $M1$ variable. $S := L1*M1 + L0*M0 + A$;
 $L0 := L1$; $L1 := A$; $M1 := M1 + B$

00010: uniform noise. $S := L0 + L1*M0$ (integer multiply, low-order
 20 bits of product used; overflow ignored); $L1 := S$

00011: triggered uniform noise. $S := L0 + L1*M0$ (integer multiply,
 low-order 20 bits of product used; overflow ignored);
 if $(B*M1)$ is not 0, $L1 := S$

00110: threshold. If $A*M0 + L0$ is less than 0, then $S := 0$;
 if $A*M0 + L0$ is equal to or greater than 0, then $S := B*M1$

00111: invoke delay unit. MRM
 $Unit \# := (RM) \text{ (low-order 5 bits)}$;
 $S := L0 + L1*M0$; $L0 := DM$; $Temp0 := A + DM*M1$;
 $L1 := Temp0$; $DM := Temp0$

Timing Considerations

The following relationships apply to references to the modifier-this-pass quadrant of sum memory.

- 1) Modifier number M writes into sum memory (read-add-write or replace) on tick number $2*M + 7$.
- 2) Modifier number M reads word B on tick number $2*M$.
- 3) Modifier number M reads word A on tick number $2*M$ in the following modes: integer mixing; mixing; signum; minimum; maximum; amplitude modulation; four-quadrant multiplication; threshold.
- 4) Modifier number M reads word A on tick number $2*M + 6$ in the following modes: latch; one zero; two poles, two zeros (all six modes); invoke delay unit.

multiply?

*Does this mean that on, for instance,
 this pass work, can another
 modifier read it as on A or B input
 on the same tick or does it
 have to wait until the next tick?*

DELAY UNITS

A common pool of addressable memory, which may comprise up to 65,536 20-bit words, is available for use by the delay units. By programming, each active delay unit is assigned its own contiguous area of the memory.

Quantities

Each delay unit has the following numeric parameters.

P mode (4 bits). The mode is interpreted as follows:

mode: 0000 inactive
 1000 delay line
 1010 table look-up
 1011 table look-up, argument rounded
 others: (reserved)

Z unit length (16 bits) or binary scale factor (4 bits).

In delay line mode, Z gives the total number of locations in the delay line, i.e. the number of samples of delay the unit comprises. In table look-up modes, the low-order four bits of Z specify the number of binary places that the argument is shifted to the right before it is used to address the memory.

Y index (16 bits). In delay line mode, this is the running index on the memory area for the unit.

X base address (16 bits). The base address is the lowest-numbered sum memory location used by this unit.

Processing

In inactive mode, delay memory is not modified and the unit returns indeterminate results. Delay units not accommodated due to the number of ticks in a pass act as if in the inactive mode.

In delay line mode, a 20-bit data word is received from the modifier that calls for the delay unit, and another 20-bit word is sent to it. The word received is put into the next slot in the delay line. It will be retrieved and sent back to the modifier Z+3 passes later.

In table look-up mode, the 20-bit data word received from the modifier is shifted to the right Z bits, bringing in zeros, and the right 16 bits of the result are used to address the memory area assigned to the unit. The 20-bit word in the addressed memory location is returned to the modifier three passes later.

COMMANDS

All commands have 32 bits. Generally the left 20 bits are data, the next 4 or 5 bits identify the kind of parameter, and the last 8 or 7 bits address the generator or modifier affected. If more than one data field is packed in the 20 bits, disable bits will be provided to facilitate loading a subset of the fields. In a few cases, a bit is also provided in the data area to clear (put to zero) a related parameter in the same generator or modifier.

```
-----
MM :      (20) data      :1 1 0:V V: (7) mod # :
-----
```

VV: 00 M0 right-adjusted, sign extended
 01 M1 right-adjusted, sign extended
 10 M0 left-adjusted, low bits from left of DX; clear DX
 11 M1 left-adjusted, low bits from left of DX; clear DX

```
-----
ML :      (20) data      :1 1 1 0:N: (7) mod # :
-----
```

N: 0 L0
 1 L1

```
-----
CQ :      (20) data      :0 0 1:E: (8) gen # :
-----
```

E: 0 Q right-adjusted, sign extended
 1 Q left-adjusted, low bits from left of DX; clear DX

```
-----
GP :      (20) data      :0 1 1 0: (8) gen # :
-----
```

```
-----
CJ :      (20) data      :0 1 0:E: (8) gen # :
-----
```

E: 0 J right-adjusted, sign extended
 1 J left-adjusted, low bits from left of DX; clear DX

```
-----
GN, :N:M:x x x: (11) GN :(4) GM :0 1 1 1: (8) gen # :
GM -----
```

N: if 1, disable loading GN
 M: if 1, disable loading GM

GL, :L:S: (12) GL : (6) CSUM :1 0 0 0: (8) gen # :
 CSUM

L: if 1, disable loading GL
 S: if 1, disable loading CSUM

GK : (20) data :1 0 0 1: (8) gen # :

^H
 :M:S:C: (9) MMODE : (7) MSUM :1 1 1 1 0: (7) mod # :

MMODE,
 MSUM

M: if 1, disable loading MMODE
 S: if 1, disable loading MSUM
 C: if 1, clear L0

H:

MMMMM

disable loading AARB

:R:I:C:x: (8) MRM : (8) MIN :1 1 1 1 1: (7) mod # :

MRM,
 MIN

R: if 1, disable loading MRM
 I: if 1, disable loading MIN
 C: if 1, clear L1

:M:F:C: (10) GMODE : (7) CFM:1 0 1 0: (8) gen # :

GMODE,
 CFM

M: if 1, disable loading GMODE
 F: if 1, disable loading CFM
 C: if 1, clear GK

GO : (20) data :1 0 1 1: (8) gen # :

: (20) data :0 0 0 0 0: x x: R R: W: P: S:
 MISC

RR: 00 no effect
 01 load DX from data
 10 load TTL buffer A from left 16 bits of data
 11 load TTL buffer B from left 16 bits of data;
 set analog output filters from right 4 bits of data:
 00xx Mode 0
 01nn Mode 1, frequency f0, f1, f2, or f3 according
 to nn
 1xxx no change,
 W: if 1, clear all wait bits
 P: if 1, clear all pause bits
 S: if 1, stop

4.5

13.5

18

∞

```
-----
:      (20) data      :0 0 0 1 0:x x:T T:x x x:
-----
```

TIMER

TT: 00 no effect
 10 Linger: process no further commands until pass counter equals data
 11 clear pass counter, then Linger as for 10
 01 set pass counter from data

```
-----
: xxx xxx xxx x : (10) data :0 0 0 1 1:x x:0:0:x x x:
-----
```

* TICKS


Q: 0 designate highest-numbered processing tick per pass (should not exceed 255) *(take 1 more tick than you say.)*
 1 designate highest-numbered tick (processing plus update) per pass *(take 2 more ticks than you say.)*
size scale mode *minus 1*

```
-----
:      (16) data      :(4) data:0 0 0 0 1:U U:(5) unit #:
-----
```

DLY X, Y, Z

UU: 00 X 16 bits base address; clear Y
 01 Y 16 bits index
 10 Z,P 16 bits delay unit size, or scale (low 4 bits of 16); 4 bits mode
 11 (unused)

xxx/x/ 2 1 xxxxxx
 55 28 18 2522




other


- pass counter (206)
- tick counter { processing fix
- update fix
- data read address & count
- " write " " "
- command read " " "

generator

modes



$$u_m \sum_{n=1}^N \cos(n\theta)$$



modes



The signal path for one analog output involves the following sections:

- Channel selection logic (addressing)
- Digital hold register
- Digital to analog converter
- Sample-and-hold
- Program-controlled filter
- Buffer amplifier.

Each section is specified at 25 degrees C as follows.

Channel selection logic: 4 bits (1 of 16)

Digital hold register: 14 bits

Digital to analog converter: 14 bits
Linearity: 0.005%

Sample-and-hold: full power bandwidth 40 kHz

Filter: two modes

Mode 0: 1-pole RC at 200 kHz

Mode 1: 6-pole Butterworth, 4 programmable frequencies subject
to the relationships $f_0=A$, $f_1=A+B$, $f_2=A+C$, $f_3=A+B+C$;
full power bandwidth 18.5 kHz max.

Buffer amplifier: output ± 10 V max., unbalanced

Output current: 4 mA max.

Short circuit protection: to ground only

Full power bandwidth: 13 kHz for 20 V swing; greater in
proportion for lower voltages

Output source impedance: 100 ohms

Output connector: BNC jack


The following are overall figures with Mode 0 filtering:

Gain error: 2.5%



Offset error: 20 mV

Noise at sampling rate and its harmonics: 1 mV max. (RMS)

Other noise 10 Hz to 50 kHz: 1 mV max. (RMS)



Feb. 14



Generator

ESC

RUN

eg 1 (55)
type 1 (55)



Generator

OSC

ENV

